{"payload":{"header_redesign_enabled":false,"results":[{"id":"610938936","archived":false,"color":"#b2b7f8","followers":1,"has_funding_file":false,"hl_name":"0marAmr/Single_Cycle_RISC-V_processor","hl_trunc_description":null,"language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":610938936,"name":"Single_Cycle_RISC-V_processor","owner_id":104662860,"owner_login":"0marAmr","updated_at":"2023-03-12T13:07:16.919Z","has_issues":true}},"sponsorable":false,"topics":["fpga","memory","processor","verilog","vivado","datapath","alu","verilog-hdl","risc-v","digital-design","control-unit","fpga-programming"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":48,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253A0marAmr%252FSingle_Cycle_RISC-V_processor%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/0marAmr/Single_Cycle_RISC-V_processor/star":{"post":"4nHcxbK7jx09v_sAx38CyXlNJh_WjH8nywcbygWvHfs1aL6L0DX3swdtCEZLAHvn-Cy5MwtI9np6-z4deDfkTg"},"/0marAmr/Single_Cycle_RISC-V_processor/unstar":{"post":"w9brTlExWSgj44otjNrRvN7kNaFvGMR8JDpRIqfiGgRRbTKuUegBMkXsxOTw0i0EGFLY2tPC69Y5brdkTlKK9w"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"flutAFB3QSnd2H_p46l19DtS-3scRKGcQX857iQmjG_Rw40YggzqNdVdZ0ZDSfkeMfBL2jY4NwRQ0RP7HbrNMA"}}},"title":"Repository search results"}