{"payload":{"header_redesign_enabled":false,"results":[{"id":"93964486","archived":false,"color":"#adb2cb","followers":0,"has_funding_file":false,"hl_name":"Chanartip/CPU_verilog","hl_trunc_description":"In class(CECS301 <a class=\"user-mention\" data-hovercard-type=\"organization\" data-hovercard-url=\"/orgs/CSULB/hovercard\" data-octo-click=\"hovercard-link-click\" data-octo-dimensions=\"link_type:self\" href=\"https://github.com/CSULB\">@CSULB</a>) lab assignment for creating 16-bit CPU","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":93964486,"name":"CPU_verilog","owner_id":28875700,"owner_login":"Chanartip","updated_at":"2017-09-18T00:22:53.180Z","has_issues":true}},"sponsorable":false,"topics":["project","verilog","lab-assignment","cecs301","csulb","cpu-execution","16-bit-cpu"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":91,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AChanartip%252FCPU_verilog%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/Chanartip/CPU_verilog/star":{"post":"TBsUlmBDC5d745KbKrDwLY97_lCPR8vHQYIVZHGiboi-GbfoFzNbuuf-BbHM3er2ozPzliaT8nyyVzJxwDWFew"},"/Chanartip/CPU_verilog/unstar":{"post":"DNgJAlkClw49slfPyIqQPrITMoMiBY5_ipN9Mr3JVJiRklo8axsKhNsLbGCu2vnStAknUNkQQi3lnKsey2-j-w"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"ruk-l75XBimNz8UoiyBSwxM_DdS8tzST3whl_NW8p5LFABFFSA8jMRUgaKkLHb_lOIAR6NuojPylwXD_jZswrA"}}},"title":"Repository search results"}