{"payload":{"header_redesign_enabled":false,"results":[{"id":"594551318","archived":false,"color":"#b2b7f8","followers":0,"has_funding_file":false,"hl_name":"DoniaGameel/Pipelined-Processor-using-verilog","hl_trunc_description":"Harvard (separate memories for data and instructions), RISC-like, five-stages pipeline processor","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":594551318,"name":"Pipelined-Processor-using-verilog","owner_id":95960340,"owner_login":"DoniaGameel","updated_at":"2023-01-29T17:13:42.351Z","has_issues":true}},"sponsorable":false,"topics":["assembler","hazard-detection","alu","branch-prediction","control-unit","pipelined-processors","full-forwarding"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":49,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253ADoniaGameel%252FPipelined-Processor-using-verilog%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/DoniaGameel/Pipelined-Processor-using-verilog/star":{"post":"wacdbIhU3B4xo956bBZzM6dOB-LnK5bAuPICADshWNG2NS2aq5b908r73K7YlRFoS3XFaJMe_UTRfK9-bH6JWg"},"/DoniaGameel/Pipelined-Processor-using-verilog/unstar":{"post":"AtlcYSSfnTGSOB2_Ib91M08i7VLBqXnpvkm9r20G3ujS0o797epDJOFe7s0-H3bqZtc7PCnHwJSxpeYQjk8SQw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"s1UebwVHErLj-1SiDM2GgNfEws66t3BLCvQbwj96-v3Fvjn16DLrNMLQ9BzkS_Zexdek_x8WWezvQ9Zmv_YvDw"}}},"title":"Repository search results"}