{"payload":{"header_redesign_enabled":false,"results":[{"id":"165247543","archived":true,"color":"#b2b7f8","followers":5,"has_funding_file":false,"hl_name":"EmreKumas/Processor_Design","hl_trunc_description":"This is an implementation of a simple CPU in Logisim and Verilog.","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":165247543,"name":"Processor_Design","owner_id":30385724,"owner_login":"EmreKumas","updated_at":"2019-01-11T14:24:53.910Z","has_issues":true}},"sponsorable":false,"topics":["cpu","instructions","assembler","alu","logisim","modelsim","control-unit","cpu-design","cpu-simulation","register-file","data-memory","address-memory"],"type":"Public archive","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":64,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AEmreKumas%252FProcessor_Design%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/EmreKumas/Processor_Design/star":{"post":"j2KgC6fcAvjaZL7IUPS3Os5eqrLWaQCqqH1-GJ_tmfG_Ruf3LQrAXzJBf7pZxpZlLJZ3PUz6KaZ2sO4sgveYvA"},"/EmreKumas/Processor_Design/unstar":{"post":"e0udUI_NUB_pgdpm18xdVS9p2HVtgcKm8wqRGp8WoWLQyf3l6dKHcZ2ncOR8Pt_gJ7b-GeN9G9vV95b_Vjz05Q"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"otDw4rFSYK-Ls7svRGB-VxxrkDjoY3mJLG3eNFjsJK3-ttI2oH8qHbg01s6Y5ErvmqNE6oSaPxmp8jK4gU7eJQ"}}},"title":"Repository search results"}