We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 5fde3e8 commit 844150dCopy full SHA for 844150d
llvm/include/llvm/IR/IntrinsicsAMDGPU.td
@@ -3808,6 +3808,7 @@ class AMDGPUCooperativeAtomicLoad<LLVMType Ty> : Intrinsic <
3808
[SDNPMemOperand, SDNPMayLoad]
3809
>;
3810
3811
+// TODO: We may want to drop _relaxed and use an atomic ordering operand instead.
3812
def int_amdgcn_cooperative_atomic_load_32x4B : AMDGPUCooperativeAtomicLoad<llvm_i32_ty>;
3813
def int_amdgcn_cooperative_atomic_store_32x4B : AMDGPUCooperativeAtomicStore<llvm_i32_ty>;
3814
def int_amdgcn_cooperative_atomic_load_16x8B : AMDGPUCooperativeAtomicLoad<llvm_v2i32_ty>;
0 commit comments