{"payload":{"header_redesign_enabled":false,"results":[{"id":"598366562","archived":false,"color":"#b2b7f8","followers":2,"has_funding_file":false,"hl_name":"EslamAsHhraf/Pipelined-Processor","hl_trunc_description":"🧠 Pipelined Processor is to design, implement and test a Harvard (separate memories for data and instructions), RISC-like, five-stages pi…","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":598366562,"name":"Pipelined-Processor","owner_id":71986226,"owner_login":"EslamAsHhraf","updated_at":"2023-10-16T21:35:27.256Z","has_issues":true}},"sponsorable":false,"topics":["python","state-machine","memory","processor","instrumentation","verilog","buffers","computer-architecture","registers","program-counter","control-unit","pipline","pipline-operators","cufe-2024","execution-unit","pipelined-processor"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":82,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AEslamAsHhraf%252FPipelined-Processor%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/EslamAsHhraf/Pipelined-Processor/star":{"post":"qNg6hhXeYBfpB8DkhBZsFhUMjDDQvSOhOMsxPzBYYypifBLu6y1MLwEnzKcI1zvKdTJUKGYjXuAhqGgQjclVUg"},"/EslamAsHhraf/Pipelined-Processor/unstar":{"post":"EFMMLp8-MpCPLioQHRvFNAt8pUcLvvyWDvI_2uKI8k3Pfc_RgyGe5mg8WFGsRTt7V-g8rl8jefg9uhswIM2OAA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"H6HgPri-VdKzYBkcreJLGM1EbScW0NMMUjrl7Ud9mJTrJeASQZZt98_-_ZhN-m25nqdAyonjAgG_DnblUoe0Ug"}}},"title":"Repository search results"}