|
| 1 | +/************************************************************************************ |
| 2 | + * configs/px4fmu/include/board.h |
| 3 | + * include/arch/board/board.h |
| 4 | + * |
| 5 | + * Copyright (C) 2009 Gregory Nutt. All rights reserved. |
| 6 | + * Author: Gregory Nutt <[email protected]> |
| 7 | + * |
| 8 | + * Redistribution and use in source and binary forms, with or without |
| 9 | + * modification, are permitted provided that the following conditions |
| 10 | + * are met: |
| 11 | + * |
| 12 | + * 1. Redistributions of source code must retain the above copyright |
| 13 | + * notice, this list of conditions and the following disclaimer. |
| 14 | + * 2. Redistributions in binary form must reproduce the above copyright |
| 15 | + * notice, this list of conditions and the following disclaimer in |
| 16 | + * the documentation and/or other materials provided with the |
| 17 | + * distribution. |
| 18 | + * 3. Neither the name NuttX nor the names of its contributors may be |
| 19 | + * used to endorse or promote products derived from this software |
| 20 | + * without specific prior written permission. |
| 21 | + * |
| 22 | + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS |
| 23 | + * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT |
| 24 | + * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS |
| 25 | + * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE |
| 26 | + * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, |
| 27 | + * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, |
| 28 | + * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS |
| 29 | + * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED |
| 30 | + * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT |
| 31 | + * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN |
| 32 | + * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE |
| 33 | + * POSSIBILITY OF SUCH DAMAGE. |
| 34 | + * |
| 35 | + ************************************************************************************/ |
| 36 | +#include "board_dma_map.h" |
| 37 | + |
| 38 | +#ifndef __ARCH_BOARD_BOARD_H |
| 39 | +#define __ARCH_BOARD_BOARD_H |
| 40 | + |
| 41 | +#include <nuttx/config.h> |
| 42 | +#ifndef __ASSEMBLY__ |
| 43 | +# include <stdint.h> |
| 44 | +#endif |
| 45 | + |
| 46 | +#include <stm32.h> |
| 47 | + |
| 48 | +/* HSI - 8 MHz RC factory-trimmed |
| 49 | + * LSI - 32 KHz RC |
| 50 | + * HSE - 8 MHz Crystal |
| 51 | + * LSE - not installed |
| 52 | + */ |
| 53 | +#define STM32_BOARD_USEHSE 1 |
| 54 | +#define STM32_BOARD_XTAL 8000000 |
| 55 | +#define STM32_HSE_FREQUENCY STM32_BOARD_XTAL |
| 56 | + |
| 57 | +#define STM32_HSI_FREQUENCY 16000000ul |
| 58 | +#define STM32_LSI_FREQUENCY 32000 |
| 59 | + |
| 60 | +/* Main PLL Configuration */ |
| 61 | +#define STM32_PLLCFG_PLLM RCC_PLLCFG_PLLM(8) |
| 62 | +#define STM32_PLLCFG_PLLN RCC_PLLCFG_PLLN(384) |
| 63 | +#define STM32_PLLCFG_PLLP RCC_PLLCFG_PLLP_4 |
| 64 | +#define STM32_PLLCFG_PLLQ RCC_PLLCFG_PLLQ(8) |
| 65 | +#define STM32_PLLCFG_PLLR RCC_PLLCFG_PLLR(2) |
| 66 | + |
| 67 | +#define STM32_RCC_PLLI2SCFGR_PLLI2SM RCC_PLLI2SCFGR_PLLI2SM(16) |
| 68 | +#define STM32_RCC_PLLI2SCFGR_PLLI2SN RCC_PLLI2SCFGR_PLLI2SN(192) |
| 69 | +#define STM32_RCC_PLLI2SCFGR_PLLI2SQ RCC_PLLI2SCFGR_PLLI2SQ(2) |
| 70 | +#define STM32_RCC_PLLI2SCFGR_PLLI2SR RCC_PLLI2SCFGR_PLLI2SR(2) |
| 71 | +#define STM32_RCC_PLLI2SCFGR_PLLI2SSRC RCC_PLLI2SCFGR_PLLI2SSRC(0) /* HSE or HSI depending on PLLSRC of PLLCFGR*/ |
| 72 | + |
| 73 | +#define STM32_RCC_DCKCFGR2_CK48MSEL RCC_DCKCFGR2_CK48MSEL_PLL |
| 74 | +#define STM32_RCC_DCKCFGR2_FMPI2C1SEL RCC_DCKCFGR2_FMPI2C1SEL_APB |
| 75 | +#define STM32_RCC_DCKCFGR2_SDIOSEL RCC_DCKCFGR2_SDIOSEL_48MHZ |
| 76 | + |
| 77 | +#define STM32_SYSCLK_FREQUENCY 96000000ul |
| 78 | + |
| 79 | +/* AHB clock (HCLK) is SYSCLK (96MHz) */ |
| 80 | +#define STM32_RCC_CFGR_HPRE RCC_CFGR_HPRE_SYSCLK /* HCLK = SYSCLK / 1 */ |
| 81 | +#define STM32_HCLK_FREQUENCY STM32_SYSCLK_FREQUENCY |
| 82 | +#define STM32_BOARD_HCLK STM32_HCLK_FREQUENCY /* Same as above, to satisfy compiler */ |
| 83 | + |
| 84 | +/* APB1 clock (PCLK1) is HCLK/2 (48MHz) */ |
| 85 | +#define STM32_RCC_CFGR_PPRE1 RCC_CFGR_PPRE1_HCLKd2 /* PCLK1 = HCLK / 2 */ |
| 86 | +#define STM32_PCLK1_FREQUENCY (STM32_HCLK_FREQUENCY/2) |
| 87 | + |
| 88 | +/* Timers driven from APB1 will be twice PCLK1 (see page 112 of reference manual) */ |
| 89 | +#define STM32_APB1_TIM2_CLKIN (2*STM32_PCLK1_FREQUENCY) |
| 90 | +#define STM32_APB1_TIM3_CLKIN (2*STM32_PCLK1_FREQUENCY) |
| 91 | +#define STM32_APB1_TIM4_CLKIN (2*STM32_PCLK1_FREQUENCY) |
| 92 | +#define STM32_APB1_TIM5_CLKIN (2*STM32_PCLK1_FREQUENCY) |
| 93 | +#define STM32_APB1_TIM12_CLKIN (2*STM32_PCLK1_FREQUENCY) |
| 94 | +#define STM32_APB1_TIM13_CLKIN (2*STM32_PCLK1_FREQUENCY) |
| 95 | +#define STM32_APB1_TIM14_CLKIN (2*STM32_PCLK1_FREQUENCY) |
| 96 | + |
| 97 | +/* APB2 clock (PCLK2) is HCLK (96MHz) */ |
| 98 | +#define STM32_RCC_CFGR_PPRE2 RCC_CFGR_PPRE2_HCLK /* PCLK2 = HCLK */ |
| 99 | +#define STM32_PCLK2_FREQUENCY (STM32_HCLK_FREQUENCY) |
| 100 | + |
| 101 | +/* Timers driven from APB2 will be PCLK2 since no prescale division */ |
| 102 | +#define STM32_APB2_TIM1_CLKIN (STM32_PCLK2_FREQUENCY) |
| 103 | +#define STM32_APB2_TIM8_CLKIN (STM32_PCLK2_FREQUENCY) |
| 104 | +#define STM32_APB2_TIM9_CLKIN (STM32_PCLK2_FREQUENCY) |
| 105 | +#define STM32_APB2_TIM10_CLKIN (STM32_PCLK2_FREQUENCY) |
| 106 | +#define STM32_APB2_TIM11_CLKIN (STM32_PCLK2_FREQUENCY) |
| 107 | + |
| 108 | +/* Timer Frequencies, if APBx is set to 1, frequency is same to APBx otherwise frequency is 2xAPBx. */ |
| 109 | +#define BOARD_TIM2_FREQUENCY (2 * STM32_PCLK1_FREQUENCY) |
| 110 | +#define BOARD_TIM3_FREQUENCY (2 * STM32_PCLK1_FREQUENCY) |
| 111 | +#define BOARD_TIM4_FREQUENCY (2 * STM32_PCLK1_FREQUENCY) |
| 112 | +#define BOARD_TIM5_FREQUENCY (2 * STM32_PCLK1_FREQUENCY) |
| 113 | +#define BOARD_TIM6_FREQUENCY (2 * STM32_PCLK1_FREQUENCY) |
| 114 | +#define BOARD_TIM7_FREQUENCY (2 * STM32_PCLK1_FREQUENCY) |
| 115 | +#define BOARD_TIM8_FREQUENCY (2 * STM32_PCLK2_FREQUENCY) |
| 116 | + |
| 117 | +/* Alternate function pin selections ************************************************/ |
| 118 | + |
| 119 | +/* UARTs */ |
| 120 | +#define GPIO_USART1_RX GPIO_USART1_RX_2 |
| 121 | +#define GPIO_USART1_TX GPIO_USART1_TX_3 |
| 122 | + |
| 123 | +#define GPIO_USART2_RX GPIO_USART2_RX_1 |
| 124 | +#define GPIO_USART2_TX GPIO_USART2_TX_1 |
| 125 | + |
| 126 | +/* CAN */ |
| 127 | +#define GPIO_CAN1_RX GPIO_CAN1_RX_1 |
| 128 | +#define GPIO_CAN1_TX GPIO_CAN1_TX_1 |
| 129 | + |
| 130 | +/* I2C */ |
| 131 | + |
| 132 | +#define GPIO_MCU_I2C1_SCL |
| 133 | +#define GPIO_MCU_I2C1_SDA |
| 134 | + |
| 135 | +#define GPIO_I2C1_SCL GPIO_I2C1_SCL_1 |
| 136 | +#define GPIO_I2C1_SDA GPIO_I2C1_SDA_1 |
| 137 | + |
| 138 | +#define GPIO_I2C1_SCL_GPIO (GPIO_OUTPUT | GPIO_OPENDRAIN |GPIO_SPEED_50MHz | GPIO_OUTPUT_SET | GPIO_PORTB | GPIO_PIN6) |
| 139 | +#define GPIO_I2C1_SDA_GPIO (GPIO_OUTPUT | GPIO_OPENDRAIN |GPIO_SPEED_50MHz | GPIO_OUTPUT_SET | GPIO_PORTB | GPIO_PIN7) |
| 140 | + |
| 141 | +#define GPIO_I2C2_SCL GPIO_I2C2_SCL_1 |
| 142 | +#define GPIO_I2C2_SDA GPIO_I2C2_SDA_4 |
| 143 | + |
| 144 | +#define GPIO_I2C2_SCL_GPIO (GPIO_OUTPUT | GPIO_OPENDRAIN |GPIO_SPEED_50MHz | GPIO_OUTPUT_SET | GPIO_PORTB | GPIO_PIN9) |
| 145 | +#define GPIO_I2C2_SDA_GPIO (GPIO_OUTPUT | GPIO_OPENDRAIN |GPIO_SPEED_50MHz | GPIO_OUTPUT_SET | GPIO_PORTB | GPIO_PIN10) |
| 146 | + |
| 147 | +/* SPI */ |
| 148 | +#define GPIO_SPI1_MISO GPIO_SPI1_MISO_1 |
| 149 | +#define GPIO_SPI1_MOSI GPIO_SPI1_MOSI_1 |
| 150 | +#define GPIO_SPI1_SCK GPIO_SPI1_SCK_1 |
| 151 | + |
| 152 | +#endif /* __ARCH_BOARD_BOARD_H */ |
0 commit comments