{"payload":{"header_redesign_enabled":false,"results":[{"id":"196575116","archived":false,"color":"#adb2cb","followers":2,"has_funding_file":false,"hl_name":"GSimas/EEL7123","hl_trunc_description":"🖩Repositório para Disciplina EEL7123 - Tópico Avançado em Sistemas Digitais - UFSC","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":196575116,"name":"EEL7123","owner_id":12564764,"owner_login":"GSimas","updated_at":"2019-12-18T13:34:19.925Z","has_issues":true}},"sponsorable":false,"topics":["system","vhdl","parallel","residue","computer","arithmetic","verilog","number","topico","altera","sistemas","engenharia","ufsc","digitais","quartus","eletronica","rns","avancado","eel7123","pahrami"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":51,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AGSimas%252FEEL7123%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/GSimas/EEL7123/star":{"post":"6LZsqr4QUEctjpNY3GlE1Jd5KpVz57UVg8ndhW3EWimI-p-5Gxra_sVBi5r4f4CXCoc66aErN8kx_VD-32_0XQ"},"/GSimas/EEL7123/unstar":{"post":"PjH0ohIxMQj0E3JXci_AVshU6Eln_0qAXxsHshqSOq1kIwKgs-_c2IPgU_vls-F6_hobqPwLfRNGrDc2OHWbsQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"wKS3BNaVtj_4pwf6JizDSyJxs492eRY9ubVMT9mOqwojJPQbbt6yYzmYH-7LFLRj7M0aJeK-H5X6HhUhYQlVTw"}}},"title":"Repository search results"}