{"payload":{"header_redesign_enabled":false,"results":[{"id":"776156734","archived":false,"color":"#b2b7f8","followers":2,"has_funding_file":true,"hl_name":"JN513/Grande-Risco-5","hl_trunc_description":"Processador RISC-V multi ciclo com implementação RV32I construído em alguns dias de folga.","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":776156734,"name":"Grande-Risco-5","owner_id":43478884,"owner_login":"JN513","updated_at":"2024-03-22T23:05:29.586Z","has_issues":true}},"sponsorable":true,"topics":["fpga","riscv","verilog","verilog-hdl","risc-v","arquitetura","riscv32"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":59,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AJN513%252FGrande-Risco-5%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/JN513/Grande-Risco-5/star":{"post":"AujCnw8DdZ4zsjySjEINZxn9pv749aw6WcJUyCasTJySbNnbAsBCMW1MWFSUhp9uKboppcXUciLdorRqcdSbEA"},"/JN513/Grande-Risco-5/unstar":{"post":"wD2YKe60bY1EUOtiqRA8UJyiynzDIzGZHu8_Wii2k11u6IAT6HTrYsO488VKgffL0Mo7Hs4vIrpnzT819tZpvA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"MGHrFi_0uoyZ8OI-jfspISZ3m2oFZm08dsj872kTeBAbyCYabjlnFqFt2oewrYRcooV7CvPcmE9i1SQ9wZq1RQ"}}},"title":"Repository search results"}