{"payload":{"header_redesign_enabled":false,"results":[{"id":"125404114","archived":false,"color":"#adb2cb","followers":2,"has_funding_file":false,"hl_name":"JoseCVieira/JacobiMethod-HwSw-Architecture","hl_trunc_description":"Implementation of Jacobi method in a co-processing architecture Hw/Sw using FPGA (Field Programmable Gate Array) ZYBO Zynq-7000 Developme…","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":125404114,"name":"JacobiMethod-HwSw-Architecture","owner_id":36002891,"owner_login":"JoseCVieira","updated_at":"2018-07-21T21:42:52.099Z","has_issues":true}},"sponsorable":false,"topics":["c","vhdl","xilinx","jacobi","xilinx-fpga","co-design","xilinx-vivado","jacobi-iteration","xilinx-zynq","zybo-board"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":127,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AJoseCVieira%252FJacobiMethod-HwSw-Architecture%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/JoseCVieira/JacobiMethod-HwSw-Architecture/star":{"post":"WAkNEXV5mYs12MuXyF8DtKmDWkTLSy-hqRkofKs4BoolfUtjAPpCNV6B1cdKwXCi-rPrFDAMYIH-pp6pepH2-w"},"/JoseCVieira/JacobiMethod-HwSw-Architecture/unstar":{"post":"cJyb5e985b8lM3cNBYBu_alK3Eqwsx73T5BTUIOW9Spz7ZhwNE7DYC9plD3TbfqkDuSCmdXOM0e2TG2pSbbuuA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"MVWD56EPo8UVWHS4McnI1gOB7hryr-ZuOpriRwfQzs0ywc6o6LDu1ktmQFUtrKGBFVu_YRoIpNlp5eHKkgjwKQ"}}},"title":"Repository search results"}