-
Notifications
You must be signed in to change notification settings - Fork 3
/
bufferTx.sv
136 lines (126 loc) · 2.52 KB
/
bufferTx.sv
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
`timescale 1ns/100ps
// ============================================================================= //
// Designer: Jose Iuri B. de Brito - [email protected] //
// Rubbens Fernandes Roux - [email protected] //
// //
// Design Name: Buffer for Transmission //
// Module Name: bufferTx //
// //
// ============================================================================= //
//
// This file contains the Buffer for Transmission, used to convert 32 bits mensage
// to 8 bits mensage.
module bufferTx (
input logic clk, // Clock
input logic rst,
input logic txValid,
input logic full,
input logic outReady,
output logic txReady,
output logic outValid,
input logic [31:0] data_in,
output logic [7:0] data_out
);
typedef enum logic[2:0] {
preset,
first,
second,
third,
fourth,
cleanup
} BUFFER_STATE;
BUFFER_STATE STATE_buffer;
logic [31:0] register;
always_ff @(posedge clk or negedge rst)
begin
if (!rst)
begin
STATE_buffer <= preset;
register <= 0;
data_out <= 0;
outValid <= 0;
txReady <= 1'b1;
end
else
begin
unique case (STATE_buffer)
preset:
begin
if(txValid)
begin
register <= data_in;
STATE_buffer <= first;
txReady <= 1'b0;
end
else
begin
STATE_buffer <= preset;
end
end
first:
begin
if(!full && outReady)
begin
txReady <= 1'b0;
outValid <= 1'b1;
data_out <= register[7:0];
STATE_buffer <= second;
end
else
begin
STATE_buffer <= first;
end
end
second:
begin
if(!full && outReady)
begin
txReady <= 1'b0;
outValid <= 1'b1;
data_out <= register[15:8];
STATE_buffer <= third;
end
else
begin
STATE_buffer <= second;
end
end
third:
begin
if(!full && outReady)
begin
txReady <= 1'b0;
outValid <= 1'b1;
data_out <= register[23:16];
STATE_buffer <= fourth;
end
else
begin
STATE_buffer <= third;
end
end
fourth:
begin
if(!full && outReady)
begin
txReady <= 1'b0;
outValid <= 1'b1;
data_out <= register[31:24];
STATE_buffer <= cleanup;
end
else
begin
STATE_buffer <= fourth;
end
end
cleanup:
begin
register <= 32'bz;
outValid <= 1'b0;
txReady <= 1'b1;
STATE_buffer <= preset;
end
endcase // STATE_buffer
end
end
endmodule