{"payload":{"header_redesign_enabled":false,"results":[{"id":"61762915","archived":false,"color":"#adb2cb","followers":5,"has_funding_file":false,"hl_name":"JulienGrv/Zynq-TX-UTT","hl_trunc_description":"Hardware acceleration: performance evaluation of the Xilinx Zynq-7000 SoC ZC702","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":61762915,"name":"Zynq-TX-UTT","owner_id":6085524,"owner_login":"JulienGrv","updated_at":"2020-11-03T12:53:45.739Z","has_issues":true}},"sponsorable":false,"topics":["arm","fpga","zynq","cpp","vhdl","image-processing","plc","xilinx","vivado","arm64","soc","hardware-acceleration","performance-evaluation","system-on-chip","utt","programmable-logic-devices","zc702"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":44,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AJulienGrv%252FZynq-TX-UTT%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/JulienGrv/Zynq-TX-UTT/star":{"post":"IjLWWqLeKfJmhXTq0fdlhRNLCjm3av_4pMvPJxRM45QriVr5hMm7qpKByRGZVVgUQZxef66L97ISpNreMMeNqg"},"/JulienGrv/Zynq-TX-UTT/unstar":{"post":"pGFItPiQbzxlMB30e7jri1AK6RR0Nu1YX-u4BTQR8yHMJvdD4paQ1-795taMIxWw21_CnCY1LqheH-z92raBvQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"DUdqhpjmzhCT5YyxJP_JCx3WhixFoQIUEYPtrBmBWbwpG7VFNidTIYx_XWS9gMsifBM1QTXMeOhSMZ12r1DoLw"}}},"title":"Repository search results"}