{"payload":{"header_redesign_enabled":false,"results":[{"id":"784168383","archived":false,"color":"#e34c26","followers":0,"has_funding_file":false,"hl_name":"NajimAlfutini/Design-A-Full-SRC-Processor","hl_trunc_description":" The project involves designing a Simple RISC Computer (SRC) processor with 23 instructions, 32 registers, a control unit, data path, and…","language":"HTML","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":784168383,"name":"Design-A-Full-SRC-Processor","owner_id":138370248,"owner_login":"NajimAlfutini","updated_at":"2024-04-09T15:34:05.222Z","has_issues":true}},"sponsorable":false,"topics":["cpu","pipeline","memory","isa","alu","control-unit"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":49,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253ANajimAlfutini%252FDesign-A-Full-SRC-Processor%2B%2Blanguage%253AHTML","metadata":null,"csrf_tokens":{"/NajimAlfutini/Design-A-Full-SRC-Processor/star":{"post":"iYLRS2Rh0ZLWbHBNcYH_wz0ip7Uz3ZJ6x7ySGH6jN906GfrlnW3LI5mddhj6caE1edv7l00oOs_A-OmU9CVvYw"},"/NajimAlfutini/Design-A-Full-SRC-Processor/unstar":{"post":"S0x4nEIG4h3SpjB5Vc_qhn-ZGxSA-JNccX2c-izIRn6u0DwpLtU9RQhRPCcvoGOe9YmZ7r67jhK3PlqZJGdPCg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"yQaJxZPMZYap_0Tu52rlwVqWEX1fNy_xcSU6NlVtWs5jnxDvw5--Hs-meGZ7NbQ9M6UVNpIOqmX4wE83uEv3sQ"}}},"title":"Repository search results"}