Skip to content

Commit f33dcee

Browse files
committed
update to v1.11.6
1 parent c35b441 commit f33dcee

File tree

3 files changed

+9
-3
lines changed

3 files changed

+9
-3
lines changed

CHANGELOG.md

+6
Original file line numberDiff line numberDiff line change
@@ -4,6 +4,12 @@ All notable changes to this project will be documented in this file.
44

55
The format is based on [Keep a Changelog](http://keepachangelog.com/en/1.0.0/)
66

7+
## [1.11.6] - 2023-06-06
8+
9+
### Fixed
10+
11+
- Fixed [#418](https://github.com/mshr-h/vscode-verilog-hdl-support/issues/418) again.
12+
713
## [1.11.5] - 2023-06-02
814

915
### Fixed

package-lock.json

+2-2
Some generated files are not rendered by default. Learn more about customizing how changed files appear on GitHub.

package.json

+1-1
Original file line numberDiff line numberDiff line change
@@ -2,7 +2,7 @@
22
"name": "veriloghdl",
33
"displayName": "Verilog-HDL/SystemVerilog/Bluespec SystemVerilog",
44
"description": "Verilog-HDL/SystemVerilog/Bluespec SystemVerilog support for VS Code",
5-
"version": "1.11.5",
5+
"version": "1.11.6",
66
"publisher": "mshr-h",
77
"homepage": "https://github.com/mshr-h/vscode-verilog-hdl-support",
88
"repository": {

0 commit comments

Comments
 (0)