{"payload":{"header_redesign_enabled":false,"results":[{"id":"451174089","archived":false,"color":"#3572A5","followers":1,"has_funding_file":false,"hl_name":"RobertWilbrandt/litex_c10lp_logic_analyzer","hl_trunc_description":"A logic analyzer based on the Cyclone 10 LP RefKit FPGA board and the LiteX framework","language":"Python","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":451174089,"name":"litex_c10lp_logic_analyzer","owner_id":7694551,"owner_login":"RobertWilbrandt","updated_at":"2022-01-30T12:36:59.692Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":121,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253ARobertWilbrandt%252Flitex_c10lp_logic_analyzer%2B%2Blanguage%253APython","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/RobertWilbrandt/litex_c10lp_logic_analyzer/star":{"post":"haiWzhHN0vPBAOeLzuFXeXiWw93m9Cc_IZVQRJreeyuaKhno1SkAgGuFe7anP6-VLR3qo9_VXIYFVRl0OB9rjA"},"/RobertWilbrandt/litex_c10lp_logic_analyzer/unstar":{"post":"Iv38wYZH4ide5MQ_JDshmpOqbNtrXernprWJfulYEhjflzWDop0zXw74_Y0gydKQIW-SxB80AdQgQT2fFDWQag"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"vd_3UUksj8_LQ0i2dVzAM9jTqNreznCQjsXYCxHVWeWjpJrEngwmrNCx6Y0h9ogNzNMWkclWE98kNNIKq5gd9g"}}},"title":"Repository search results"}