-
Notifications
You must be signed in to change notification settings - Fork 0
/
transcript
128 lines (119 loc) · 2.29 KB
/
transcript
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
rm -rf myLib
# invalid command name "rm"
vlib myLib
# ** Warning: (vlib-34) Library already exists at "myLib".
vmap work myLib
# Modifying modelsim.ini
vlog ./verilog_files/ckt_org.v
# Model Technology ModelSim ALTERA vlog 6.5e Compiler 2010.02 Feb 27 2010
# -- Compiling module ckt_org
#
# Top level modules:
# ckt_org
vlog ./verilog_files/ckt_sim.v
# Model Technology ModelSim ALTERA vlog 6.5e Compiler 2010.02 Feb 27 2010
# -- Compiling module ckt_sim
#
# Top level modules:
# ckt_sim
vlog ./verilog_files/ckt_tb.v
# Model Technology ModelSim ALTERA vlog 6.5e Compiler 2010.02 Feb 27 2010
# -- Compiling module ckt_tb
#
# Top level modules:
# ckt_tb
vsim -novopt -c ckt_tb
# vsim -c -novopt ckt_tb
# Loading work.ckt_tb
# Loading work.ckt_org
# Loading work.ckt_sim
run -all
# 0000010, y_ini = 0, y_sim = 1
#
# 0001101, y_ini = 0, y_sim = 1
#
# 0001110, y_ini = 0, y_sim = 1
#
# 0010101, y_ini = 0, y_sim = 1
#
# 0010110, y_ini = 0, y_sim = 1
#
# 0011001, y_ini = 0, y_sim = 1
#
# 0011010, y_ini = 0, y_sim = 1
#
# 0100000, y_ini = 0, y_sim = 1
#
# 0100010, y_ini = 0, y_sim = 1
#
# 0100100, y_ini = 0, y_sim = 1
#
# 0100101, y_ini = 0, y_sim = 1
#
# 0100111, y_ini = 0, y_sim = 1
#
# 0101001, y_ini = 0, y_sim = 1
#
# 0101100, y_ini = 0, y_sim = 1
#
# 0101101, y_ini = 0, y_sim = 1
#
# 0101110, y_ini = 0, y_sim = 1
#
# 0101111, y_ini = 0, y_sim = 1
#
# 0110000, y_ini = 0, y_sim = 1
#
# 0110010, y_ini = 0, y_sim = 1
#
# 0110011, y_ini = 0, y_sim = 1
#
# 0111000, y_ini = 0, y_sim = 1
#
# 0111001, y_ini = 0, y_sim = 1
#
# 0111011, y_ini = 0, y_sim = 1
#
# 0111111, y_ini = 0, y_sim = 1
#
# 1000010, y_ini = 0, y_sim = 1
#
# 1010001, y_ini = 0, y_sim = 1
#
# 1100000, y_ini = 0, y_sim = 1
#
# 1100011, y_ini = 0, y_sim = 1
#
# 1100101, y_ini = 0, y_sim = 1
#
# 1100110, y_ini = 0, y_sim = 1
#
# 1101000, y_ini = 0, y_sim = 1
#
# 1101001, y_ini = 0, y_sim = 1
#
# 1101010, y_ini = 0, y_sim = 1
#
# 1101011, y_ini = 0, y_sim = 1
#
# 1101101, y_ini = 0, y_sim = 1
#
# 1101110, y_ini = 0, y_sim = 1
#
# 1110000, y_ini = 0, y_sim = 1
#
# 1110011, y_ini = 0, y_sim = 1
#
# 1110100, y_ini = 0, y_sim = 1
#
# 1110111, y_ini = 0, y_sim = 1
#
# 1111001, y_ini = 0, y_sim = 1
#
# 1111010, y_ini = 0, y_sim = 1
#
# 1111011, y_ini = 0, y_sim = 1
#
# 1111100, y_ini = 0, y_sim = 1
#
quit