Skip to content

Latest commit

 

History

History
2 lines (2 loc) · 149 Bytes

README.md

File metadata and controls

2 lines (2 loc) · 149 Bytes

ComputerArchitectureProject-CPU

A CPU made with Verilog code and schematic files using Quartus II, with RISC architecture and Pipe line data path