-
Notifications
You must be signed in to change notification settings - Fork 618
(Under Verification) [TDM] adjust tdm format and fix some driver issues #6968
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Conversation
Switch to using Left Justified WS/FS/LRCLK
Because 8CH is used there will be 2 DMA buffers combined to produce final requested bytes So half the size of each buffer should be requested. Also, FIFO is reset upon each transfer completion to avoid stale bytes in the FIFO that may be copied into DMA buffer
|
See #6969 for testing the waveform Example output |
|
TODO:
|
|
@lhenry-realtek The entire schedule is up to the end of October. Therefore, BSP development must be completed by October 10th. |
WCLK is kept active for entire TDM operation, it will be stopped only when I2S_PAUSE is called
|
@lhenry-realtek How about validation tdm data ? Is DMA operation still abnormal? |
|
if .data_format = SP_DF_LEFT , ais25ba should be configed as like this.
|
allen-kim-sec
left a comment
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
it's okay only for BSP.
if .data_format = SP_DF_LEFT , ais25ba should be configed as like this.
TDM_CTRL_REG (0x2e) as 0x02
. delayed : 0
. data_valid : 0 ( Sampling timing is at the rise edge of BCLK because generate signal start at the falling edge )
These commits aim to fix some fifo and waveform issues in the TDM driver when streaming data.
A separate PR for testing will be created, there are some important issues to address