-
Notifications
You must be signed in to change notification settings - Fork 3
/
tb3.cr.mti
283 lines (203 loc) · 16.5 KB
/
tb3.cr.mti
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
{D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/reg3.v} {1 {vlog -work work -stats=none {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/reg3.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct 5 2016
-- Compiling module reg3
Top level modules:
reg3
} {} {}} {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/iram.v} {1 {vlog -work work -stats=none {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/iram.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct 5 2016
-- Compiling module iram
Top level modules:
iram
} {} {}} {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/test_top.v} {1 {vlog -work work -stats=none {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/test_top.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct 5 2016
-- Compiling module testtop
Top level modules:
testtop
} {} {}} {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/alu.v} {1 {vlog -work work -stats=none {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/alu.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct 5 2016
-- Compiling module alu
Top level modules:
alu
} {} {}} {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/data_memory.v} {1 {vlog -work work -stats=none {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/data_memory.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct 5 2016
-- Compiling module data_memory
Top level modules:
data_memory
} {} {}} {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/testpc.v} {1 {vlog -work work -stats=none {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/testpc.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct 5 2016
-- Compiling module testpc
Top level modules:
testpc
} {} {}} {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/test_sor.v} {1 {vlog -work work -stats=none {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/test_sor.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct 5 2016
-- Compiling module test_sor
Top level modules:
test_sor
} {} {}} {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/mux_dataout.v} {1 {vlog -work work -stats=none {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/mux_dataout.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct 5 2016
-- Compiling module data_out
Top level modules:
data_out
} {} {}} {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/dram.v} {1 {vlog -work work -stats=none {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/dram.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct 5 2016
-- Compiling module dram
Top level modules:
dram
} {} {}} {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/ac.v} {1 {vlog -work work -stats=none {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/ac.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct 5 2016
-- Compiling module ac
Top level modules:
ac
} {} {}} {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/d_memory.v} {1 {vlog -work work -stats=none {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/d_memory.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct 5 2016
-- Compiling module d_memory
Top level modules:
d_memory
} {} {}} {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/dstr.v} {1 {vlog -work work -stats=none {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/dstr.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct 5 2016
-- Compiling module dstr
Top level modules:
dstr
} {} {}} {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/receiver.v} {1 {vlog -work work -stats=none {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/receiver.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct 5 2016
-- Compiling module receiver
Top level modules:
receiver
} {} {}} {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/ReadBus.v} {1 {vlog -work work -stats=none {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/ReadBus.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct 5 2016
-- Compiling module BusA
-- Compiling module BusB
Top level modules:
BusA
BusB
} {} {}} {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/buadrate.v} {1 {vlog -work work -stats=none {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/buadrate.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct 5 2016
-- Compiling module baudrate
Top level modules:
baudrate
} {} {}} {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/d_memory.v.bak} {1 {vlog -work work -stats=none {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/d_memory.v.bak}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct 5 2016
-- Compiling module data_memory
Top level modules:
data_memory
} {} {}} {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/mar.v} {1 {vlog -work work -stats=none {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/mar.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct 5 2016
-- Compiling module mar
Top level modules:
mar
} {} {}} {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/Processor.v} {1 {vlog -work work -stats=none {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/Processor.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct 5 2016
-- Compiling module Processor
Top level modules:
Processor
} {} {}} {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/mux_dmin.v} {1 {vlog -work work -stats=none {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/mux_dmin.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct 5 2016
-- Compiling module data_in
Top level modules:
data_in
} {} {}} {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/top_processor.v} {1 {vlog -work work -stats=none {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/top_processor.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct 5 2016
-- Compiling module top_processor
Top level modules:
top_processor
} {} {}} {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/cram.v} {1 {vlog -work work -stats=none {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/cram.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct 5 2016
-- Compiling module cram
Top level modules:
cram
} {} {}} {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/tx_addr_reg.v} {1 {vlog -work work -stats=none {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/tx_addr_reg.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct 5 2016
-- Compiling module tx_addr
Top level modules:
tx_addr
} {} {}} {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/ir.v} {1 {vlog -work work -stats=none {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/ir.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct 5 2016
-- Compiling module ir
Top level modules:
ir
} {} {}} {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/pc.v} {1 {vlog -work work -stats=none {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/pc.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct 5 2016
-- Compiling module pc
Top level modules:
pc
} {} {}} {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/test_controller.v} {1 {vlog -work work -stats=none {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/test_controller.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct 5 2016
-- Compiling module test_controler
Top level modules:
test_controler
} {} {}} {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/controller.v} {1 {vlog -work work -stats=none {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/controller.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct 5 2016
-- Compiling module controller
Top level modules:
controller
} {} {}} {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/rx_addr.v} {1 {vlog -work work -stats=none {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/rx_addr.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct 5 2016
-- Compiling module rx_address
Top level modules:
rx_address
} {} {}} {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/sor.v} {1 {vlog -work work -stats=none {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/sor.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct 5 2016
-- Compiling module sor
Top level modules:
sor
} {} {}} {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/testdram.v} {1 {vlog -work work -stats=none {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/testdram.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct 5 2016
-- Compiling module testdram
Top level modules:
testdram
} {} {}} {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/coun.v} {1 {vlog -work work -stats=none {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/coun.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct 5 2016
-- Compiling module coun
Top level modules:
coun
} {} {}} {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/mux_dmaddr.v} {1 {vlog -work work -stats=none {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/mux_dmaddr.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct 5 2016
-- Compiling module dm_addr
Top level modules:
dm_addr
} {} {}} {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/transmitter.v} {1 {vlog -work work -stats=none {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/transmitter.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct 5 2016
-- Compiling module transmitter
Top level modules:
transmitter
} {} {}} {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/decoder.v} {1 {vlog -work work -stats=none {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/decoder.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct 5 2016
-- Compiling module decoder
Top level modules:
decoder
} {} {}} {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/tb.v} {1 {vlog -work work -stats=none {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/tb.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct 5 2016
-- Compiling module tb
Top level modules:
tb
} {} {}} {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/cram.v.bak} {1 {vlog -work work -stats=none {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/cram.v.bak}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct 5 2016
-- Compiling module cram
Top level modules:
cram
} {} {}} {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/dram_bb.v} {1 {vlog -work work -stats=none {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/dram_bb.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct 5 2016
-- Compiling module dram
Top level modules:
dram
} {} {}} {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/reg1.v} {1 {vlog -work work -stats=none {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/reg1.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct 5 2016
-- Compiling module reg1
Top level modules:
reg1
} {} {}} {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/controller.v.bak} {1 {vlog -work work -stats=none {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/controller.v.bak}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct 5 2016
-- Compiling module controller
Top level modules:
controller
} {} {}} {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/main_controller.v} {1 {vlog -work work -stats=none {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/main_controller.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct 5 2016
-- Compiling module main_control
Top level modules:
main_control
} {} {}} {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/reg2.v} {1 {vlog -work work -stats=none {D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor-II/reg2.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct 5 2016
-- Compiling module reg2
Top level modules:
reg2
} {} {}}