Skip to content

Actions: Xilinx/finn

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
1,219 workflow runs
1,219 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Pyxsi enablement for alternative rtl simulation QuicktestPRAgainstDev #1929: Pull request #1213 synchronize by maltanar
October 17, 2024 10:00 15m 17s feature/pyxsi_integration
feature/pyxsi_integration
October 17, 2024 10:00 15m 17s
Pyxsi enablement for alternative rtl simulation Pre-commit #1321: Pull request #1213 synchronize by auphelia
October 17, 2024 09:49 29s feature/pyxsi_integration
feature/pyxsi_integration
October 17, 2024 09:49 29s
Pyxsi enablement for alternative rtl simulation QuicktestPRAgainstDev #1928: Pull request #1213 synchronize by auphelia
October 17, 2024 09:49 15m 7s feature/pyxsi_integration
feature/pyxsi_integration
October 17, 2024 09:49 15m 7s
Pyxsi enablement for alternative rtl simulation QuicktestPRAgainstDev #1927: Pull request #1213 synchronize by auphelia
October 17, 2024 09:46 16m 10s feature/pyxsi_integration
feature/pyxsi_integration
October 17, 2024 09:46 16m 10s
Pyxsi enablement for alternative rtl simulation Pre-commit #1320: Pull request #1213 synchronize by auphelia
October 17, 2024 09:46 42s feature/pyxsi_integration
feature/pyxsi_integration
October 17, 2024 09:46 42s
4-BIT DSP-MVU: Allow very wide lanes requiring even a high-lane extension. Pre-commit #1319: Pull request #1203 synchronize by preusser
October 16, 2024 06:59 34s tpreusse.mvu_harden
tpreusse.mvu_harden
October 16, 2024 06:59 34s
4-BIT DSP-MVU: Allow very wide lanes requiring even a high-lane extension. QuicktestPRAgainstDev #1926: Pull request #1203 synchronize by preusser
October 16, 2024 06:59 14m 50s tpreusse.mvu_harden
tpreusse.mvu_harden
October 16, 2024 06:59 14m 50s
Pyxsi enablement for alternative rtl simulation Pre-commit #1318: Pull request #1213 synchronize by auphelia
October 15, 2024 17:45 35s feature/pyxsi_integration
feature/pyxsi_integration
October 15, 2024 17:45 35s
Pyxsi enablement for alternative rtl simulation QuicktestPRAgainstDev #1925: Pull request #1213 synchronize by auphelia
October 15, 2024 17:45 15m 35s feature/pyxsi_integration
feature/pyxsi_integration
October 15, 2024 17:45 15m 35s
Analytical FIFO sizing QuicktestPRAgainstDev #1924: Pull request #1185 synchronize by lstasytis
October 15, 2024 16:10 14m 30s lstasytis:feature/analytical-fifo-sizing
lstasytis:feature/analytical-fifo-sizing
October 15, 2024 16:10 14m 30s
Analytical FIFO sizing Pre-commit #1317: Pull request #1185 synchronize by lstasytis
October 15, 2024 16:10 43s lstasytis:feature/analytical-fifo-sizing
lstasytis:feature/analytical-fifo-sizing
October 15, 2024 16:10 43s
4-BIT DSP-MVU: Allow very wide lanes requiring even a high-lane extension. Pre-commit #1313: Pull request #1203 synchronize by preusser
October 15, 2024 15:19 44s tpreusse.mvu_harden
tpreusse.mvu_harden
October 15, 2024 15:19 44s
4-BIT DSP-MVU: Allow very wide lanes requiring even a high-lane extension. QuicktestPRAgainstDev #1920: Pull request #1203 synchronize by preusser
October 15, 2024 15:19 15m 22s tpreusse.mvu_harden
tpreusse.mvu_harden
October 15, 2024 15:19 15m 22s
Pyxsi enablement for alternative rtl simulation QuicktestPRAgainstDev #1919: Pull request #1213 synchronize by auphelia
October 14, 2024 12:50 15m 57s feature/pyxsi_integration
feature/pyxsi_integration
October 14, 2024 12:50 15m 57s
Pyxsi enablement for alternative rtl simulation Pre-commit #1312: Pull request #1213 synchronize by auphelia
October 14, 2024 12:50 32s feature/pyxsi_integration
feature/pyxsi_integration
October 14, 2024 12:50 32s
Merge pull request #1212 from Xilinx/hotfix/tutorial Pre-commit #1311: Commit ac2fa5a pushed by auphelia
October 11, 2024 15:59 35s dev
dev
October 11, 2024 15:59 35s
Merge pull request #1212 from Xilinx/hotfix/tutorial QuicktestPRAgainstDev #1918: Commit ac2fa5a pushed by auphelia
October 11, 2024 15:59 15m 14s dev
dev
October 11, 2024 15:59 15m 14s
Merge pull request #1212 from Xilinx/hotfix/tutorial DockerImage #463: Commit ac2fa5a pushed by auphelia
October 11, 2024 15:59 15m 36s dev
dev
October 11, 2024 15:59 15m 36s
Pyxsi enablement for alternative rtl simulation Pre-commit #1310: Pull request #1213 synchronize by auphelia
October 11, 2024 15:59 33s feature/pyxsi_integration
feature/pyxsi_integration
October 11, 2024 15:59 33s
Pyxsi enablement for alternative rtl simulation QuicktestPRAgainstDev #1917: Pull request #1213 synchronize by auphelia
October 11, 2024 15:59 12m 29s feature/pyxsi_integration
feature/pyxsi_integration
October 11, 2024 15:59 12m 29s
Pyxsi enablement for alternative rtl simulation QuicktestPRAgainstDev #1916: Pull request #1213 synchronize by auphelia
October 11, 2024 09:54 12m 29s feature/pyxsi_integration
feature/pyxsi_integration
October 11, 2024 09:54 12m 29s
Pyxsi enablement for alternative rtl simulation Pre-commit #1309: Pull request #1213 synchronize by auphelia
October 11, 2024 09:54 32s feature/pyxsi_integration
feature/pyxsi_integration
October 11, 2024 09:54 32s
Pyxsi enablement for alternative rtl simulation Pre-commit #1308: Pull request #1213 synchronize by auphelia
October 11, 2024 09:53 28s feature/pyxsi_integration
feature/pyxsi_integration
October 11, 2024 09:53 28s
Pyxsi enablement for alternative rtl simulation QuicktestPRAgainstDev #1915: Pull request #1213 synchronize by auphelia
October 11, 2024 09:53 12m 3s feature/pyxsi_integration
feature/pyxsi_integration
October 11, 2024 09:53 12m 3s
Pyxsi enablement for alternative rtl simulation Pre-commit #1307: Pull request #1213 synchronize by auphelia
October 11, 2024 09:49 37s feature/pyxsi_integration
feature/pyxsi_integration
October 11, 2024 09:49 37s