{"payload":{"header_redesign_enabled":false,"results":[{"id":"717539375","archived":false,"color":"#DAE1C2","followers":1,"has_funding_file":false,"hl_name":"aGhandhii/pipelined-arm64-processor","hl_trunc_description":"A 5-stage pipelined 64-bit ARM processor; implemented in SystemVerilog","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":717539375,"name":"pipelined-arm64-processor","owner_id":110639969,"owner_login":"aGhandhii","updated_at":"2023-11-12T00:05:34.486Z","has_issues":true}},"sponsorable":false,"topics":["arm64","systemverilog","computer-architecture","legv8-arm","pipelined-processor"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":61,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AaGhandhii%252Fpipelined-arm64-processor%2B%2Blanguage%253ASystemVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/aGhandhii/pipelined-arm64-processor/star":{"post":"6w7-rVuzIAbX9IyDplZ7Nft5afeBJFGFG7pDyT4paU2RQ2XH2BrfU_61CBcYde4Si89Ynp56yF6nMRLCy9jc3A"},"/aGhandhii/pipelined-arm64-processor/unstar":{"post":"5hp7v7y1bJkRSRY-VI3s_4W8Mc7nW4N3KMN6G9tw7nzrcSYjKacsz7hNKdfu8NVhvWvsiMlH65FvkHYRVMQxAw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"lZ57tUsgJR_ijXtO6ZCIksqy4T2sMxdmY7lS1W3wXlttUjI4gJlneb5ez-EZDXtWs6270OECxntT-ngyte8Ryg"}}},"title":"Repository search results"}