{"payload":{"header_redesign_enabled":false,"results":[{"id":"77684591","archived":false,"color":"#b2b7f8","followers":3,"has_funding_file":false,"hl_name":"adityagupta1089/EEP206-Verilog","hl_trunc_description":"Verilog Codes for various digital circuits for labs at IIT Ropar, basic gates, adders & subtractors (half & full), ripple adders, multipl…","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":77684591,"name":"EEP206-Verilog","owner_id":11774081,"owner_login":"adityagupta1089","updated_at":"2017-05-11T05:12:54.463Z","has_issues":true}},"sponsorable":false,"topics":["verilog","bcd","adder","digital-circuits","gates","subtractor","ripple-adders","multipliers"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":50,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aadityagupta1089%252FEEP206-Verilog%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/adityagupta1089/EEP206-Verilog/star":{"post":"hcQCwA6nBbBuogrW0saDEhJCbyg50A-quc2XyOvZOhsa1v2si0xgY2Kb2OcldOSY3H7pQiwhoX3uvWyyUmPJSw"},"/adityagupta1089/EEP206-Verilog/unstar":{"post":"OgZLIlBpwQA9t_gMa7qOrkbi_f0TM6upOiy3sYyiYh-3eQRgt4wkdPYRt8NgUSUnctyl40i0utqRQxWZ0Sh_dA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"i6OGp1JzvakEYOT_k57I2P6fF-UWpa2cdprqXHaFD8oAG0gtZGNMIIElsG1pS3gIdufZG-zBgvfF5iLH9TX2WA"}}},"title":"Repository search results"}