{"payload":{"header_redesign_enabled":false,"results":[{"id":"626192476","archived":false,"color":"#adb2cb","followers":0,"has_funding_file":false,"hl_name":"algorhtym/mips-pipelined-processor","hl_trunc_description":"A digital design project for a MIPS Reduced Instruction Set Computer (RISC) pipelined processor design that has a 5 stage basic pipeline …","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":626192476,"name":"mips-pipelined-processor","owner_id":25518319,"owner_login":"algorhtym","updated_at":"2023-04-11T01:39:18.831Z","has_issues":true}},"sponsorable":false,"topics":["vhdl","mips-architecture","risc-processor","structural-vhdl","pipelined-processor"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":84,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aalgorhtym%252Fmips-pipelined-processor%2B%2Blanguage%253AVHDL","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/algorhtym/mips-pipelined-processor/star":{"post":"CyEX-HXQU0_8jKxNajdUY1BJrY6p8Nw87MAxnhj1AEOb7VH0f_MXlBnScKO6GSU0tDV95gPBRB25C-adb8fQdw"},"/algorhtym/mips-pipelined-processor/unstar":{"post":"boTQtF7JWnFbaBe3dw-PH4IUx3sY8Mld4OZXJToHzw5m4TlKjYgfHDpWdZAMqqPd2ugqQHiE_3X2gZ6vWegZFg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"MfmIwiTTXo-X4AI9aYpnqMCgKAI2nZh_sWdyOhtHxeODomiHTXOYpWI4bFrj9MPOWvS2hzjMDdLNOjP_g_RoHQ"}}},"title":"Repository search results"}