You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
It would be nice to have a Wishbone-attached SRAM peripheral, to enable CPU cores to have scratchpad RAM.
Since there is an ambiguity about what to do for non-power-of-2 sizes of such RAM, I propose that they be prohibited. There is some usefulness but it's unclear what to do on out-of-bounds accesses (wrap? set err? if you set err when do you clear it?) so it's probably best to punt on this.
The text was updated successfully, but these errors were encountered:
It would be nice to have a Wishbone-attached SRAM peripheral, to enable CPU cores to have scratchpad RAM.
Since there is an ambiguity about what to do for non-power-of-2 sizes of such RAM, I propose that they be prohibited. There is some usefulness but it's unclear what to do on out-of-bounds accesses (wrap? set
err
? if you seterr
when do you clear it?) so it's probably best to punt on this.The text was updated successfully, but these errors were encountered: