Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Wishbone-attached SRAM #89

Closed
whitequark opened this issue Jun 4, 2024 · 1 comment · Fixed by #94
Closed

Wishbone-attached SRAM #89

whitequark opened this issue Jun 4, 2024 · 1 comment · Fixed by #94
Assignees
Labels

Comments

@whitequark
Copy link
Member

It would be nice to have a Wishbone-attached SRAM peripheral, to enable CPU cores to have scratchpad RAM.

Since there is an ambiguity about what to do for non-power-of-2 sizes of such RAM, I propose that they be prohibited. There is some usefulness but it's unclear what to do on out-of-bounds accesses (wrap? set err? if you set err when do you clear it?) so it's probably best to punt on this.

@jfng
Copy link
Member

jfng commented Jun 4, 2024

Performance-wise, it would also benefit from Wishbone incremental bursts.

This implementation could be useful as a starting point.

@jfng jfng self-assigned this Jun 4, 2024
jfng added a commit to jfng/amaranth-soc that referenced this issue Jul 2, 2024
jfng added a commit to jfng/amaranth-soc that referenced this issue Jul 3, 2024
jfng added a commit to jfng/amaranth-soc that referenced this issue Jul 3, 2024
github-merge-queue bot pushed a commit that referenced this issue Jul 3, 2024
@jfng jfng closed this as completed in #94 Jul 3, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Development

Successfully merging a pull request may close this issue.

2 participants