{"payload":{"header_redesign_enabled":false,"results":[{"id":"365591910","archived":false,"color":"#b2b7f8","followers":1,"has_funding_file":false,"hl_name":"ammrat13/fpga-playground","hl_trunc_description":"An FPGA-based RISC-V SoC to mess around with","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":365591910,"name":"fpga-playground","owner_id":16695513,"owner_login":"ammrat13","updated_at":"2021-05-12T21:00:06.742Z","has_issues":true}},"sponsorable":false,"topics":["fpga","riscv","system-on-chip","riscv32"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":46,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aammrat13%252Ffpga-playground%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/ammrat13/fpga-playground/star":{"post":"m-H7xBBH6s8FS5KeBfR2h25qAhDAKNIxasZt22CVoFljCaS0h1t3OxFNSoQL-a_iAX7Z_Sdm9MRxiX1JQFHskw"},"/ammrat13/fpga-playground/unstar":{"post":"lCupXKu52PGtu_AvD9A-TbNpNPHB-sr1so6zCRZDjnZgE4R1gZYon6zCPxi2IYgX-wyEhTa4gmlqpFx29ccBWg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"ifBmfWZyvEa9Z-wwxfoazPR3kUqf3ldFtPRSMTCshkAg7gW8sdIEln8kR1E4BJVtrqG4wVg779ZE2XdDi9Rd3g"}}},"title":"Repository search results"}