{"payload":{"header_redesign_enabled":false,"results":[{"id":"45316281","archived":false,"color":"#adb2cb","followers":15,"has_funding_file":false,"hl_name":"andrewandrepowell/VGA_1.0","hl_trunc_description":"AXI memory-mapped VGA module originally designed for the Avent Zedboard ","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":45316281,"name":"VGA_1.0","owner_id":7895936,"owner_login":"andrewandrepowell","updated_at":"2016-08-02T15:26:53.278Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":148,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aandrewandrepowell%252FVGA_1.0%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/andrewandrepowell/VGA_1.0/star":{"post":"s6isW5Macd_gSCYe_ApKVK_OuwNc0F2Gea0VDUc54bzXULCyU9t8-7VG4ryU-ZVmGlqntkDdP9yArc7e7V0tXw"},"/andrewandrepowell/VGA_1.0/unstar":{"post":"ltJG1Bh25rSnyew1UqbJqR_HQYT_WdDqsJRlnlu7E1JVAtSYkiMlVn4uW_C0z9kTRo0fSbp2PTq8zumdtBBHBw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"_dtcBB8GLxiaoRnXSjMWQd1sTR49fukUV9jRX-x4vo1kXXba5JAEk-_M-_WC9HtrczyJcc1pCw-m0yw9HGbHwA"}}},"title":"Repository search results"}