{"payload":{"header_redesign_enabled":false,"results":[{"id":"537726078","archived":false,"color":"#adb2cb","followers":3,"has_funding_file":false,"hl_name":"chclau/axi_lite_reg-","hl_trunc_description":"Registers bank with Axi-Lite interface","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":537726078,"name":"axi_lite_reg-","owner_id":22643499,"owner_login":"chclau","updated_at":"2022-10-22T07:48:06.326Z","has_issues":true}},"sponsorable":false,"topics":["vhdl","vhdl-code","vhdl-examples","axi-lite"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":53,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Achclau%252Faxi_lite_reg-%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/chclau/axi_lite_reg-/star":{"post":"UNMpu3aoH_Rtl2Xu-sCqGeM0zOoMjT_CRSVE5KDHRXUPIWsQxVBMqNxkbuaWqUT8N8ywrhok6OZZnGeNB-I_hA"},"/chclau/axi_lite_reg-/unstar":{"post":"uZzOOvS_mwUZKX6ACzmIykaYDvlV6GNe5NSf9WXjAJ8k7kVBasBimfhhSkbDWRatvnQalxH0AtC3LG3OF1rjLw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"Vi1aQk1YouvSC-FST0HOVpeILIwnLf6gkiJa8kSdexgFc3Zh1l0hhEbVfJlSOZYm_6H88rO5LHdeu3DAu0kwig"}}},"title":"Repository search results"}