Skip to content

Commit c67e104

Browse files
committed
Use cpl attribute.
1 parent c8b204a commit c67e104

File tree

1 file changed

+2
-6
lines changed

1 file changed

+2
-6
lines changed

src/vdiv.lec

+2-6
Original file line numberDiff line numberDiff line change
@@ -7,14 +7,10 @@ export module VoltageDivider {
77
@bottom analog gnd
88

99
@rotate(90)
10-
@value("10K")
11-
@footprint("vdiv:R0402")
12-
@bom("Yageo", "RC0402FR-0710KL")
10+
@cpl("10k")
1311
cell r1 = $R(10k) {A=vin, B=vout}
1412

1513
@rotate(90)
16-
@value("10K")
17-
@footprint("vdiv:R0402")
18-
@bom("Yageo", "RC0402FR-0710KL")
14+
@cpl("22k")
1915
cell r2 = $R(10k) {A=vout, B=gnd}
2016
}

0 commit comments

Comments
 (0)