Skip to content

Commit fa7cbdb

Browse files
committed
PREFETCHNTA/T0/T1/T2
1 parent 386b66f commit fa7cbdb

1 file changed

Lines changed: 7 additions & 0 deletions

File tree

lib86cpu/core/translate.cpp

Lines changed: 7 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1526,6 +1526,13 @@ cpu_translate(cpu_t *cpu)
15261526
cpu->jit->popf(&instr);
15271527
break;
15281528

1529+
case ZYDIS_MNEMONIC_PREFETCHNTA:
1530+
case ZYDIS_MNEMONIC_PREFETCHT0:
1531+
case ZYDIS_MNEMONIC_PREFETCHT1:
1532+
case ZYDIS_MNEMONIC_PREFETCHT2:
1533+
// nothing to do, because we don't emulate the processor's caches
1534+
break;
1535+
15291536
case ZYDIS_MNEMONIC_PUSH:
15301537
cpu->jit->push(&instr);
15311538
break;

0 commit comments

Comments
 (0)