{"payload":{"header_redesign_enabled":false,"results":[{"id":"713997481","archived":false,"color":"#DAE1C2","followers":0,"has_funding_file":false,"hl_name":"gaph-pucrs/Phivers","hl_trunc_description":"Processor Hive for RS5","language":"SystemVerilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":713997481,"name":"Phivers","owner_id":68567300,"owner_login":"gaph-pucrs","updated_at":"2024-09-09T14:09:39.278Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":90,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Agaph-pucrs%252FPhivers%2B%2Blanguage%253ASystemVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/gaph-pucrs/Phivers/star":{"post":"dNtPzc3EqEv48bRP69DXAth4YH3YoVUVNQI1F7Mx3htVqiYR4vigCB_RrdBow4ZJKZ-jhD-b3aYSIyFYN5uC6A"},"/gaph-pucrs/Phivers/unstar":{"post":"dvuUwQFVNNBZAvgQbngMojtI9HGGYLTZrmWBF9Ma771LrkVxWPQgHsb-3gPM5PXNgAmwOYUGBxL-LApr5VHeng"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"IpVN1rUFc2D7HvruzLWHzjA_3HBtHstoXLPqiBpXst1y3hWvBU6IzExZPF8q5MElR9h_zi5FlIH5CkQdAdAZRA"}}},"title":"Repository search results"}