README.md

Processor-UVM-Verification

System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment

Documentation:

Please refer to the project report here

Contributions:

Contibuted by @rpjayaraman: The project can be access live on EDA Playground here