{"payload":{"header_redesign_enabled":false,"results":[{"id":"704999289","archived":false,"color":"#DAE1C2","followers":1,"has_funding_file":false,"hl_name":"helcsnewsxd/famaf-computer_science-computer_architecture-lab1","hl_trunc_description":"Laboratorio 1 de la materia de Arquitectura del Computador de la Licenciatura en Ciencias de la Computación de FAMAF (UNC)","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":704999289,"name":"famaf-computer_science-computer_architecture-lab1","owner_id":122312675,"owner_login":"helcsnewsxd","updated_at":"2024-07-23T23:38:47.580Z","has_issues":true}},"sponsorable":false,"topics":["python","processor-architecture","analysis","assembly","lab","university-project","computer-architecture","system-verilog","armv8","quartus","hardware-description-language","processor-design","pipelined-processor","famaf-unc"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":107,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Ahelcsnewsxd%252Ffamaf-computer_science-computer_architecture-lab1%2B%2Blanguage%253ASystemVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/helcsnewsxd/famaf-computer_science-computer_architecture-lab1/star":{"post":"Yd1J9bvGkU1HzXkV7M0GOV6Kf-bfde9tznZe2TvJ14AukeI7mkiHr03KBS3tAG0Y4XEQDvuEB95YmLy-HXpWqg"},"/helcsnewsxd/famaf-computer_science-computer_architecture-lab1/unstar":{"post":"Rd8-leEH-juGstf4IHrdp9ldVqez1yhxIPS2zyfcNwKus6Z0zzl5TwOkH87rM7jLZHPzU9ru7u8gSzKciyHyzA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"AglpAX_EctGhUxrZP66IbBdGKm0sLDw5JMwkB9Xbbgq8nUaDCifw4L8FFekrDu7bXnCOsR9ceOtYDFlFrSY17g"}}},"title":"Repository search results"}