Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

DFCIR/DFCxx type system rework #12

Open
Muxianesty opened this issue Jun 21, 2024 · 1 comment
Open

DFCIR/DFCxx type system rework #12

Muxianesty opened this issue Jun 21, 2024 · 1 comment
Assignees
Labels
enhancement New feature or request stage III For issues applicable to Stage III of the project

Comments

@Muxianesty
Copy link
Collaborator

Current DFCIR/DFCxx type system doesn't fully support concepts like floating-point arithmetic, counters, memory access and many others. Its implementation is poorly implemented as well.

Further discussions required.

@Muxianesty Muxianesty added the enhancement New feature or request label Jun 21, 2024
@Muxianesty Muxianesty self-assigned this Jun 21, 2024
@Muxianesty
Copy link
Collaborator Author

At some point it is obvious this braindead approach of having custom latencies for combinational logic has to go.

  • AND - Logical conjunction
  • OR - Logical disjunction
  • XOR - Exclusive logical disjunction
  • NOT - Logical inversion

@Muxianesty Muxianesty changed the title [Utopia EDA Integration] DFCIR/DFCxx type system rework [Stage III] DFCIR/DFCxx type system rework Jun 28, 2024
@Muxianesty Muxianesty changed the title [Stage III] DFCIR/DFCxx type system rework DFCIR/DFCxx type system rework Jun 28, 2024
@Muxianesty Muxianesty added the stage III For issues applicable to Stage III of the project label Jun 28, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
enhancement New feature or request stage III For issues applicable to Stage III of the project
Projects
None yet
Development

No branches or pull requests

1 participant