generated from TinyTapeout/tt08-verilog-template
-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathinfo.yaml
57 lines (50 loc) · 1.36 KB
/
info.yaml
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
# Tiny Tapeout project information
project:
title: "nVious Graphics"
author: "James Ross"
discord: "jar#1709"
description: "Submission for VGA Demoscene"
language: "Verilog"
clock_hz: 25175000
# How many tiles your design occupies? A single tile is about 167x108 uM.
tiles: "1x1" # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2
# Your top module name must start with "tt_um_". Make it unique by including your github username:
top_module: "tt_um_nvious_graphics"
# List your project's source files here.
# Source files must be in ./src and you must list each source file separately, one per line.
# Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
source_files:
- "tt_um_nvious_graphics.v"
- "gradient_rom.v"
- "hvsync_generator.v"
# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
# Inputs
ui[0]: "Segment A"
ui[1]: "Segment B"
ui[2]: "Segment C"
ui[3]: "Segment D"
ui[4]: "Segment E"
ui[5]: "Segment F"
ui[6]: "Segment G"
ui[7]: "Segment H"
# Outputs
uo[0]: "R1"
uo[1]: "G1"
uo[2]: "B1"
uo[3]: "VSync"
uo[4]: "R0"
uo[5]: "G0"
uo[6]: "B0"
uo[7]: "HSync"
# Bidirectional pins
uio[0]: ""
uio[1]: ""
uio[2]: ""
uio[3]: ""
uio[4]: ""
uio[5]: ""
uio[6]: ""
uio[7]: ""
# Do not change!
yaml_version: 6