{"payload":{"header_redesign_enabled":false,"results":[{"id":"8896328","archived":false,"color":"#b2b7f8","followers":90,"has_funding_file":false,"hl_name":"jbush001/PASC","hl_trunc_description":"Parallel Array of Simple Cores. Multicore processor.","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":8896328,"name":"PASC","owner_id":1145212,"owner_login":"jbush001","updated_at":"2019-05-16T15:33:31.727Z","has_issues":true}},"sponsorable":false,"topics":["cpu","fpga","processor","verilog","multicore"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":45,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Ajbush001%252FPASC%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/jbush001/PASC/star":{"post":"mRefkAElUCgMxyn-gs2gy8Rfm7s1KQFy6rEIkBsdLFacHimzTrAq1irVZ3WLL1Jq_XtttNuenPzPr7Qi0SAZBQ"},"/jbush001/PASC/unstar":{"post":"8eKHwKM6OomMPYrlQbEG59BXvfmcRLClWrxXeRywIAs0KYElPQasEx4eCBOQ1Ipw2H-qLxbdp6LFwcMy9c2Bqw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"Za1oLjeCxT2F_1y-Kq5YQBJ4BKz-2RW5Y-dSGeDcyWjwLXTXKN88fsZVnTcE46R_yJmbAhqLKDy8SwISzryIYQ"}}},"title":"Repository search results"}