{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":269170327,"defaultBranch":"master","name":"gram","ownerLogin":"jeanthom","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2020-06-03T18:57:48.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/25333063?v=4","public":true,"private":false,"isOrgOwned":false},"refInfo":{"name":"","listCacheKey":"v0:1703499879.0","currentOid":""},"activityList":{"items":[{"before":null,"after":"60ec1954c4a2d2fbd6040e175404fe4f12ab9f1a","ref":"refs/heads/import-libresoc-patches","pushedAt":"2023-12-25T10:24:39.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"jeanthom","name":"Jean THOMAS","path":"/jeanthom","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/25333063?s=80&v=4"},"commit":{"message":"Remove unused Minerva CPU import from headless examples\n\nThe headless examples do not use an embedded CPU. Instead, the host\ncomputer commands the Gram controller via a Wishbone-UART bridge.","shortMessageHtmlLink":"Remove unused Minerva CPU import from headless examples"}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAD0Zp61AA","startCursor":null,"endCursor":null}},"title":"Activity ยท jeanthom/gram"}