{"payload":{"header_redesign_enabled":false,"results":[{"id":"88762607","archived":false,"color":"#b2b7f8","followers":17,"has_funding_file":false,"hl_name":"jeasonstudio/USTB_FPGA_ExperimentReport_Pros","hl_trunc_description":"北京科技大学 数字逻辑 FPGA 实验报告及项目文件","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":88762607,"name":"USTB_FPGA_ExperimentReport_Pros","owner_id":17971291,"owner_login":"jeasonstudio","updated_at":"2017-06-04T13:35:33.980Z","has_issues":true}},"sponsorable":false,"topics":["fpga","ustb"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":57,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Ajeasonstudio%252FUSTB_FPGA_ExperimentReport_Pros%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/jeasonstudio/USTB_FPGA_ExperimentReport_Pros/star":{"post":"-f7GP8lo88XbR0vfuzqkI84luYQkQI0rDhrWi_OaUJ0ss8WL7OTFOPoiueWUWiLyjS99iSbPUZ0OVyBKH31Ikg"},"/jeasonstudio/USTB_FPGA_ExperimentReport_Pros/unstar":{"post":"X6ll5v_kCubRmyjyhqqF_YcvTrynOCfrn5dwJXV-4-i5fe5j-b97GXa_onFSbm5pQnRZxwqkU5gT7e2tLeE4Ag"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"17yRKqQakI6vQ5Uz7EguhD5EICJlK_M1ZJytWk6fqqhzg6v153rmZrtQdF4AhOfOSB7AhSVbvDW5OaUYJYlyTg"}}},"title":"Repository search results"}