Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Feature request: Add support for SystemVerilog #39

Open
tolisaverkios opened this issue Sep 17, 2021 · 0 comments
Open

Feature request: Add support for SystemVerilog #39

tolisaverkios opened this issue Sep 17, 2021 · 0 comments

Comments

@tolisaverkios
Copy link

The syntax is similar to Verilog, which is already supported by this extension.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant