{"payload":{"header_redesign_enabled":false,"results":[{"id":"76199804","archived":false,"color":"#DAE1C2","followers":0,"has_funding_file":false,"hl_name":"khaled-e-a/acdma-crossbar","hl_trunc_description":"System-Verilog implementation of the ACDMA crossbar ","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":76199804,"name":"acdma-crossbar","owner_id":6186221,"owner_login":"khaled-e-a","updated_at":"2018-11-25T10:32:38.402Z","has_issues":true}},"sponsorable":false,"topics":["verilog","system-on-chip","network-on-chip"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":51,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Akhaled-e-a%252Facdma-crossbar%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/khaled-e-a/acdma-crossbar/star":{"post":"FN67fqLvTtV1-ojPnYkmqfzHu6__dColBL87FyYFjfSMGORAYM8C16av7uIKMWb0BtriCurRe9t7xS-rE4hlBg"},"/khaled-e-a/acdma-crossbar/unstar":{"post":"Qn7naVbIn6kXeQ8q3V-U4rpqgus8HF4Vy_CkpdlqV5HO_tjxKa6Kpi7i3kQCU4yKCgly29cE1nnA_d73Xdo4-A"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"2Srz5fAv56gd4JEGOeISk8T6nM76pMhSykKHy2lOxp5NTd6iBrLZKHGbMAfVNi-j6xkKZlNZ0-ILqFRxxaYAPA"}}},"title":"Repository search results"}