Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Resources for chip design using efabless caravel #1

Open
GitDiscipline opened this issue Feb 15, 2022 · 0 comments
Open

Resources for chip design using efabless caravel #1

GitDiscipline opened this issue Feb 15, 2022 · 0 comments

Comments

@GitDiscipline
Copy link

Hi,
could you please provide any other resources other than that of efabless caravel user project documentation for chip design using caravel that led to the succesful deployment of your PLL ?
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@GitDiscipline