{"payload":{"header_redesign_enabled":false,"results":[{"id":"242827170","archived":false,"color":"#DAE1C2","followers":3,"has_funding_file":false,"hl_name":"mankelly/VerilogProjects","hl_trunc_description":"All projects that utilize the Verilog & SystemVerilog HDL's.","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":242827170,"name":"VerilogProjects","owner_id":38482542,"owner_login":"mankelly","updated_at":"2022-08-23T06:30:07.038Z","has_issues":true}},"sponsorable":false,"topics":["fpga","embedded-systems","verilog","xilinx","systemverilog","system-on-chip"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":56,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Amankelly%252FVerilogProjects%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/mankelly/VerilogProjects/star":{"post":"P9V2JnJZK08RPkUkLADaHMrPR9z85PHUbIxUxQANT8P03PgMQ0x_Jmc3AKKS_3HARBnHn5EMWXqDcBNsecU9VA"},"/mankelly/VerilogProjects/unstar":{"post":"YgX35l5BwDWg2Tsx-UUIO3YJU9PHgrxKmv_Y2-kLPsMrC_GBOXGiOhH6zYjMW4bqkoLx0MXqIUsNrcN3xQRJUA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"9NJSG-6KJmiVsd2NuzxGb5LcOc3cXh-BCQKYFgEKRAFPsETGj7KWtIar8D9LUCJG3ZWO05taG35WXAkH1EtZ-A"}}},"title":"Repository search results"}