{"payload":{"header_redesign_enabled":false,"results":[{"id":"453399731","archived":false,"color":"#b2b7f8","followers":1,"has_funding_file":false,"hl_name":"mayank-kabra2001/Processors","hl_trunc_description":null,"language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":453399731,"name":"Processors","owner_id":57330493,"owner_login":"mayank-kabra2001","updated_at":"2022-03-30T19:30:16.748Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":75,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Amayank-kabra2001%252FProcessors%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/mayank-kabra2001/Processors/star":{"post":"MoFy-_YZTAQgsGFsTlWC9z148IN_WbF8rrsEfF_3A4ksJqZTLsz359ynTzrYi0rDXyVs2VNn0A9slig2FgdXJA"},"/mayank-kabra2001/Processors/unstar":{"post":"t4RGZ7FMeJlHHEmaqjUPr7EFHCNDcaCPHzIkgqxFbif0z4U8UFmGKCbrMrISwpouzYhyVJQJJUDXYG5hk3Sq6A"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"R61uo6b5z9oTyNtbeawweThck-SEKS0XSwqFqzSD-MbVjJGhJbVwHh1MGifxLTy5nLksG2g1x6epXmD4e1mrDA"}}},"title":"Repository search results"}