{"payload":{"header_redesign_enabled":false,"results":[{"id":"760114130","archived":false,"color":"#DAE1C2","followers":60,"has_funding_file":false,"hl_name":"meiniKi/FazyRV","hl_trunc_description":"A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":760114130,"name":"FazyRV","owner_id":26149295,"owner_login":"meiniKi","updated_at":"2024-07-03T08:25:24.953Z","has_issues":true}},"sponsorable":false,"topics":["fpga","embedded-systems","computer-architecture","risc-v","digital-design","system-on-chip","vlsi-design"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":78,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AmeiniKi%252FFazyRV%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/meiniKi/FazyRV/star":{"post":"ps_W2zVhKMcEtwykoSnq0_Muyd3lOqIoVTIR8UR1hMkgj4UoI1G48JbCrOF7D_fIy2ZbWLsOdA3mmFsbxkUaUw"},"/meiniKi/FazyRV/unstar":{"post":"FSbin9FZkCYQXOhbpee7JSEDLmswPXzFBAwaZRsK0Hn1eXAK6rLFwsiWKEZdCu0QE8ODCZlxCE_wU2b0QQ74tw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"2WXVhBpuaXKt_8HAJ2drzuMZt0zbIpDI5duZvVu_kTYA9tzSmF300olUG6uNt_PgxtpSYZ24xDgdPosRZZY5Kg"}}},"title":"Repository search results"}