{"payload":{"header_redesign_enabled":false,"results":[{"id":"515922124","archived":false,"color":"#b2b7f8","followers":1,"has_funding_file":false,"hl_name":"meiniKi/RV32I_SC_Logisim","hl_trunc_description":"A minimalistic single-cycle RISC-V platform for demonstrational and educational purposes in Logisim Evolution.","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":515922124,"name":"RV32I_SC_Logisim","owner_id":26149295,"owner_login":"meiniKi","updated_at":"2023-05-17T21:51:07.259Z","has_issues":true}},"sponsorable":false,"topics":["computer-science","processor-architecture","educational","logisim","risc-v","digital-design","logisim-evolution"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":51,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AmeiniKi%252FRV32I_SC_Logisim%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/meiniKi/RV32I_SC_Logisim/star":{"post":"ajgdgs9WGZ2x_tBJJ_qMAsI5b1JsHlQCTJSdN0WLwaJSZr9O2dTMsaWjATYy1q5pCkF5YiT0xLyWMHjGHEy6MA"},"/meiniKi/RV32I_SC_Logisim/unstar":{"post":"zZVd0SAyvtd3TlQnKzJ4GpNVjn_Ay2U0mSKvtKoUD5G2K4YRdlMjxYM_pdgNzRsu0tW_PGFngBPntvDdCCKmNA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"0mrkqI_1LXvYxVr3kqgskSEvCnstk9oS8q8kIxKG5Ei-qncHEVXpo9iWR_ZTqTQj-HXMHFrp0W2hiGxPLLLmqw"}}},"title":"Repository search results"}