{"payload":{"header_redesign_enabled":false,"results":[{"id":"431909577","archived":false,"color":"#DAE1C2","followers":5,"has_funding_file":false,"hl_name":"meiniKi/logIP","hl_trunc_description":"Logic Analyzer IP Core","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":431909577,"name":"logIP","owner_id":26149295,"owner_login":"meiniKi","updated_at":"2022-07-23T16:43:10.501Z","has_issues":true}},"sponsorable":false,"topics":["asic","fpga","digital","amd","ip","verilog","xilinx","vivado","ols","systemverilog","measurements","hdl","formal-verification","basys3","hardware-description-language","logicanalyzer","sump","logip","symbiyosys"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":43,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AmeiniKi%252FlogIP%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/meiniKi/logIP/star":{"post":"arKYZezJLo81RH7LBTkNKUG-fBPgWrs-Zzh0rHrVjFnyOOtg4EU2S0NOEtX_QKaTdm49gz4R8I7yMCG1ucxQvg"},"/meiniKi/logIP/unstar":{"post":"TIh4B-zjEWhzTSlJA1iWeboWYGSDEZHOIa5W4DX7fU9YyvF5_JCR3oOy3_jA9kUVS-ov2SBUnl0GULYFcBJ1vA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"VqBSN17swiTzbQkPpSHh2m9WbJoJSk-q87s4ZwZbZitXcQrATzevSJ5KYV416snXoG1R-LsCTMZbDTZru-xsrA"}}},"title":"Repository search results"}