Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

https://rv8.io/asm.html pseudo op 'jr' #62

Open
inkdot7 opened this issue Feb 16, 2020 · 0 comments
Open

https://rv8.io/asm.html pseudo op 'jr' #62

inkdot7 opened this issue Feb 16, 2020 · 0 comments

Comments

@inkdot7
Copy link

inkdot7 commented Feb 16, 2020

Hi,

I suspect that the table of pseudo ops on the page RISC-V Assembler Reference jr offset is wrongly described and mapped.
It should take a register argument, so be jr rs1. And then map to jalr x0,rs1,0?
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@inkdot7