Skip to content

Latest commit

 

History

History
23 lines (17 loc) · 819 Bytes

README.md

File metadata and controls

23 lines (17 loc) · 819 Bytes

Digilent Vivado library

Overview

In this repo you may find free-to-use IP cores and interface definitions compatible with Xilinx Vivado IP Catalog.

Installation

  • Download/clone repository to local directory.
  • In Vivado go to Tools, Options, General, IP Catalog and add the path the local directory. This setting will apply to newly created projects.
  • For existing projects go to Project settings, IP and Add Repository. The Digilent IP core should appear in the list below.

Wiki

Check out the Digilent Wiki too here.

Additions

I have updated component lists to include the Arty S7-50 FPGU

Note: I have not tested all pmods to make sure they work as I do not have access to most of them.