We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
1 parent d3fe897 commit d559604Copy full SHA for d559604
CHANGELOG.md
@@ -4,6 +4,12 @@ All notable changes to this project will be documented in this file.
4
5
The format is based on [Keep a Changelog](http://keepachangelog.com/en/1.0.0/)
6
7
+## [1.4.5] - 2021-05-15
8
+
9
+### Fixed
10
11
+- Fix function call syntax highlight inside module declaration
12
13
## [1.4.4] - 2021-05-15
14
15
### Fixed
package.json
@@ -2,7 +2,7 @@
2
"name": "veriloghdl",
3
"displayName": "Verilog-HDL/SystemVerilog/Bluespec SystemVerilog",
"description": "Verilog-HDL/SystemVerilog/Bluespec SystemVerilog support for VS Code",
- "version": "1.4.4",
+ "version": "1.4.5",
"publisher": "mshr-h",
"homepage": "https://github.com/mshr-h/vscode-verilog-hdl-support",
"repository": {
0 commit comments