Skip to content

Commit d559604

Browse files
committed
update to v1.4.5
1 parent d3fe897 commit d559604

File tree

2 files changed

+7
-1
lines changed

2 files changed

+7
-1
lines changed

CHANGELOG.md

+6
Original file line numberDiff line numberDiff line change
@@ -4,6 +4,12 @@ All notable changes to this project will be documented in this file.
44

55
The format is based on [Keep a Changelog](http://keepachangelog.com/en/1.0.0/)
66

7+
## [1.4.5] - 2021-05-15
8+
9+
### Fixed
10+
11+
- Fix function call syntax highlight inside module declaration
12+
713
## [1.4.4] - 2021-05-15
814

915
### Fixed

package.json

+1-1
Original file line numberDiff line numberDiff line change
@@ -2,7 +2,7 @@
22
"name": "veriloghdl",
33
"displayName": "Verilog-HDL/SystemVerilog/Bluespec SystemVerilog",
44
"description": "Verilog-HDL/SystemVerilog/Bluespec SystemVerilog support for VS Code",
5-
"version": "1.4.4",
5+
"version": "1.4.5",
66
"publisher": "mshr-h",
77
"homepage": "https://github.com/mshr-h/vscode-verilog-hdl-support",
88
"repository": {

0 commit comments

Comments
 (0)