Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Support for Verible Linter #518

Open
Remillard opened this issue Mar 13, 2025 · 0 comments
Open

Support for Verible Linter #518

Remillard opened this issue Mar 13, 2025 · 0 comments

Comments

@Remillard
Copy link

Which problem is this feature request solving?

Verible has a number of useful tools (language server, linter, formatter, etc). The formatter and the language server are supported, however the linter is not.

Describe the solution you'd like

I would like verible-verilog-lint supported.

Describe alternatives you've considered

I do not have access to other linters just yet (we're investigating a license for the Questasim lint tool but hasn't been approved.)

Can you submit a pull request?

No, my languages are HDLs (VHDL, Verilog/SV. Not C et al.

Thanks!

(Secondary would be nice to get some stutter typing shortcuts for ,, -> <= like Emacs vhdl-mode, while editing SystemVerilog, but I'm still investigating whether this is something possible done for myself. I'm more familiar with Emacs than VS Code)

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant