We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
This looks new since there is no crash after error The design is very very small and simple Vivado works ERROR_Invalid_global_constant_node_INT_L_X0Y60_GND_WIRE.zip
The text was updated successfully, but these errors were encountered:
I am interesting in this error, but I don't understand systemverilog, is there verilog code or the top.json from yosys ?
Sorry, something went wrong.
@mirekez Might it be possible to simplify the systemverilog to get a minimal reproducing example?
No branches or pull requests
This looks new since there is no crash after error
The design is very very small and simple
Vivado works
ERROR_Invalid_global_constant_node_INT_L_X0Y60_GND_WIRE.zip
The text was updated successfully, but these errors were encountered: